Part Number Hot Search : 
AD537 NL662M04 B5975X HE500 SY58029 SMG8C60H 2SJ630 CT245
Product Description
Full Text Search
 

To Download TLE4299GV33 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Low-Drop Fixed Voltage Regulator
TLE 4299
Data Sheet Features * * * * * * * * * Output voltage 3.3V 2% 150 mA Output current Extreme low current consumption in ON state Inhibit function: Below 1 A current consumption in off mode Early warning Reset output low down to VQ = 1 V Overtemperature protection Reverse polarity proof Wide temperature range Ordering Code Package
P-DSO-14-3, -8, -9, -11
P-DSO-8-3
Type TLE 4299 GV33 TLE 4299 GMV33
Q67065-A7033 P-DSO-8-3 Q67065-A7032 P-DSO-14-8
Functional Description The TLE 4299 is a monolithic voltage regulator with fixed 5-V (see data sheet TLE4299G/GM) or 3.3 V output, supplying loads up to 150 mA. It is especially designed for applications that may not be powered down while the motor is off. In addition the TLE 4299GMV includes an inhibit function. When the inhibit signal is removed, the device is switched off and the quiescent current is less than 1 A. To achieve proper operation of the -controller, the device supplies a reset signal. The reset delay time is selected application-specific by an external delay capacitor. The reset threshold is adjustable. An early warning signal supervises the voltage at pin SI. The TLE 4299 is pin-compatible to the TLE 4269 and functional similar with the additional inhibit function. The TLE 4299 is designed to supply microcontroller systems even under automotive environment conditions. Therefore it is protected against overload, short circuit and over temperature.
Datasheet Rev. 1.0
1
2005-01-27
TLE 4299
Circuit Description The TLE 4299 is a PNP based very low drop linear voltage regulator. It regulates the output voltage to VQ = 3.3 V for an input voltage range of 4.4 V VI 45 V. The control circuit protects the device against potential damages caused by overcurrent and overtemperature. The internal control circuit achieves a 3.3 V output voltage with a tolerance of 2%. The device includes a power on reset and an under voltage reset function with adjustable reset delay time and adjustable reset switching threshold as well as a sense control/early warning function. The device includes an inhibit function to disable it when the ECU is not used for example while the motor is off. The reset logic compares the output voltage VQ to an internal threshold. If the output voltage drops below this level, the external reset delay capacitor CD is discharged. When VD is lower than VST, the reset output RO is switched Low. If the output voltage drop is very short, the VST level is not reached and no reset-signal is asserted. This feature avoids resets at short negative spikes at the output voltage e.g. caused by load changes. As soon as the output voltage is more positive than the reset threshold, the delay capacitor is charged with constant current. When the voltage reaches VDT the reset output RO is set High again. The reset delay time and the reset reaction time are defined by the external capacitor CD. The reset function is active down to VI = 1 V. In addition to the normal reset function, the device gives an early warning. When the SI voltage drops below VSI,low, the devices asserts the SI output Low to indicate the logic and the -processor that this voltage has dropped. The sense function uses a hysteresis: When the SI-voltage reaches the VSI,high level, SO is set high again. This feature can be used as early warning function to notice the -controller about a battery voltage drop and a possible reset in a short time. Of course also any other voltage can be observed by this feature. The user defines the threshold by the resistor-values RSI1 and RSI2. For the exact timing and calculation of the reset and sense timing and thresholds, please refer to the application section.
Datasheet Rev. 1.0
2
2005-01-27
TLE 4299
TLE 4299
I
BandGapReference Current and Saturation Control
Q
RSO
RRO
SO SI Reference Reset Control RADJ RO
D
GND
AEB03103
Figure 1
Block Diagram TLE 4299 GV33
Datasheet Rev. 1.0
3
2005-01-27
TLE 4299
TLE 4299
I
BandGapReference Current and Saturation Control
Q
RSO
INH
Inhibit Control
RRO
SO
SI Reference Reset Control RADJ RO
D
GND
AEB03104
Figure 2
Block Diagram TLE 4299 GMV33
Datasheet Rev. 1.0
4
2005-01-27
TLE 4299
P-DSO-8-3
I
SI RADJ D
1 2 3 4
8 7 6 5
Q SO RO GND
AEP02832
Figure 3
Pin Configuration (top view)
Pin Definitions and Functions (TLE 4299 GV33) Pin No. 1 2 3 4 5 6 7 8
1)
Symbol I SI RADJ D GND RO SO Q
Function Input; block directly to GND on the IC with a ceramic capacitor. Sense Input; if not needed connect to Q. Reset Threshold Adjust; if not needed connect to GND. Reset Delay; to select delay time, connect to GND via external capacitor. Ground Reset Output; the open-collector output is linked internally to Q via a 20k pull-up resistor. Keep open, if the pin is not needed. Sense Output; open-collector output. Keep open, if the pin is not needed. Output; connect to GND with a 22 F capacitor, 0.4 < ESR < 3.7 .1)
see characteristic curves
Datasheet Rev. 1.0
5
2005-01-27
TLE 4299
P-DSO-14-8
RADJ D GND GND GND INH RO 1 2 3 4 5 6 7 14 13 12 11 10 9 8 SI
I
GND GND GND Q SO
AEP02831
Figure 4
Pin Configuration (top view)
Pin Definitions and Functions (TLE 4299 GMV33) Pin No. 1 2 3, 4, 5 6 7 8 9 10, 11, 12 13 14
1)
Symbol RADJ D GND INH RO SO Q GND I SI
Function Reset Threshold Adjust; if not needed connect to GND. Reset Delay; connect to GND via external delay capacitor for setting delay time. Ground Inhibit: If not needed connect to Input pin I; A high signal switches the regulator ON. Reset Output; the open-collector output is linked internally to Q via a 20k pull-up resistor. Keep open, if the pin is not needed. Sense Output; open-collector output. Keep open, if the pin is not needed. Output; connect to GND with a 22 F capacitor, 0.4 < ESR < 3.7 .1) Ground Input; block to GND directly at the IC by a ceramic capacitor. Sense Input; if not needed connect to Q.
see characteristic curves
Datasheet Rev. 1.0
6
2005-01-27
TLE 4299
Absolute Maximum Ratings
Tj = - 40 to 150 C
Parameter Symbol Limit Values min. Input I Input voltage Inhibit Input INH Input voltage Sense Input SI Input voltage Input current max. Unit Notes
VI
- 40
45
V
-
VINH
- 40
45
V
-
VSI ISI
- 0.3 -1
45 1
V mA
- -
Reset Threshold Adjust RADJ Input voltage Input current Reset Delay D Voltage Reset Output RO Voltage Sense Output SO Voltage Output Q Output voltage Output current
VRADJ IRADJ
- 0.3 -10
7 10
V mA
- -
VD
- 0.3
7
V
-
VR
- 0.3
7
V
-
VSO
- 0.3
7
V
-
VQ IQ
- 0.3 -5
7 -
V mA
- -
Datasheet Rev. 1.0
7
2005-01-27
TLE 4299
Absolute Maximum Ratings (cont'd)
Tj = - 40 to 150 C
Parameter Symbol Limit Values min. Temperature Junction temperature Storage temperature Operating Range Input voltage Junction temperature Thermal Data Junction-ambient for foot print only1) Junction-ambient for 300mm2 cooling area2) Junction-pin
1) 2) 3) 4)
Unit
Notes
max.
Tj TStg
- - 50
150 150
C C
- -
VI Tj
4.4 - 40
45 150
V C
- -
Rthja Rthja Rthjp
- - -
200 130 164 70 60 30
K/W K/W K/W K/W K/W K/W
P-DSO-8-3 P-DSO-14-8 P-DSO-8-3 P-DSO-14-8 P-DSO-8-33) P-DSO-14-84)
FR4, 80x80x1,5mm; 35 Cu, 5 Sn; Footprint only FR4, 80x80x1,5mm; 35 Cu, 5 Sn; 300mm2 Measured to pin 5 Measured to pin 4
Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. In the operating range, the functions given in the circuit description are fulfilled.
Datasheet Rev. 1.0
8
2005-01-27
TLE 4299
Characteristics
VI = 13.5 V; Tj = - 40 C < Tj < 150 C
Parameter Output voltage Output voltage Current limit Current consumption; Iq = II - IQ Current consumption; Iq = II - IQ Current consumption; Iq = II - IQ Current consumption; Iq = II - IQ Load regulation Line regulation Power Supply Ripple rejection Symbol Limit Values min. typ. max. V V mA A A mA A mV mV dB 1 mA IQ 100 mA; 5.5 V VI 16 V 3.23 3.20 250 - - - - - - - 3.30 3.37 3.30 3.40 400 65 170 0.7 - 5 10 66 500 105 500 2 1 30 25 - Unit Measuring Condition
VQ VQ IQ Iq Iq Iq Iq
VQ VQ
IQ 150 mA; 5.5 V VI 16 V
- Inhibit ON; IQ 1 mA, Tj < 85 C Inhibit ON; IQ = 10 mA Inhibit ON; IQ = 50 mA
VINH = 0 V; Tj = 25 C IQ = 1 mA to 100 mA VI = 6 V to 28 V; IQ = 1 mA fr = 100 Hz; Vr = 1 VSS; IQ = 100 mA
PSRR
Inhibit (TLE 4299 GMV33 only) Inhibit OFF voltage range Inhibit ON voltage range High input current Low input current
VINH OFF - VINH ON IINH ON IINH OFF
3.5 - -
- 3 0.5
0.8 5 2
V V A A
VQ off VQ on VINH = 5V VINH = 0.8 V
Datasheet Rev. 1.0
9
2005-01-27
TLE 4299
Characteristics (cont'd)
VI = 13.5 V; Tj = - 40 C < Tj < 150 C
Parameter Symbol Limit Values min. typ. Reset Generator Switching threshold Reset threshold headroom Reset pull up Reset low voltage External reset pull up Delay switching threshold Switching threshold Reset delay low voltage Charge current Power-up Reset delay time Reset reaction time Reset Adjust Switching Threshold Input Voltage Sense Sense threshold high Sense threshold low Sense input switching hysteresis Sense output low voltage max. Unit Measuring Condition
Vrt RRO VR VR ext VDT VST VD Ich td trr
VRADJ
TH
3.00 10 - 5.6 1.6 0.35 - 2.0 36 0.5 1.26
3.10 3.20 200 20 300 40
V mV k V k V V V A ms s V
- - -
VRTHEAD 50
0.17 0.40 - -
VQ < 3.0 V; internal RRO; IR = 1 mA
Pull up resistor Q - -
1.85 2.35 0.50 0.60 - 3.5 51 1.2 0.1 6.0 60 3.0
VQ < VRT VD = 1 V CD = 100 nF CD = 100 nF VQ < 3.5V
1.36 1.44
VSI high VSI low VSI HYST VSO low
1.34 1.26 50 - 5.6
-1
1.45 1.54 1.36 1.44 90 0.1 - 0.1 2.4 2.5 130 0.4 - 1 4.0 6.0
V V mV V k A s s
- -
VSI HYST = VSI high - VSI low VSI < 1.20 V; Vi > 4.2 V; ISO = 1mA
- Si > 1.0V
External SO pull up resistor RSO ext Sense input current Sense high reaction time Sense low reaction time
ISI tpd SO LH tpd SO HL
- -
RSO ext = 5.6k RSO ext = 5.6k
2005-01-27
Datasheet Rev. 1.0
10
TLE 4299
Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at TA = 25 C and the given supply voltage.
II VI I
TLE 4299 Q1
IQ1 VQ1
IINH VINH
(TLE4299GMV33 only)
INH D RO
CD
100 nF
VRO
Ich
IRADJ VRADJ VSI
RADJ
ISI
SI GND SO
VSO
IGND
AES02835
Figure 5
Measurement Circuit
Datasheet Rev. 1.0
11
2005-01-27
TLE 4299
Application Information
TLE 4299
VBAT CI1
CI2
I
C Q 22 F Q2
CQ1
P
BandGapReference
Current and Saturation Control
RSO
RRO RSI1
SI SO
RSI2
Reference Reset Control
RO
RADJ1
RADJ GND D
CD
RADJ2
AES03105
Figure 6
Application Diagram TLE 4299 GV33
Datasheet Rev. 1.0
12
2005-01-27
TLE 4299
TLE 4299
VBAT CI1
CI2
I
C Q 22 F Q2
CQ1
P
BandGapReference
Current and Saturation Control
RSO
From KI. 15
INH
Inhibit Logic
RRO
SO
RSI1
SI
RSI2
Reference Reset Control
RO
RADJ1
RADJ GND D
CD
RADJ2
AES03106
Figure 7
Application Diagram with Inhibit Function TLE4299 GMV33
The TLE 4299 supplies a regulated 3.3 V output voltage with an accuracy of 2% for an input voltage between 4.4 V and 45 V in the temperature range of Tj = - 40 to 150 C, in an output current range of 1 mA to 100 mA. The device is capable to supply 150 mA with an accuracy of 3%. For protection at high input voltage above 25 V, the output current is reduced (SOA protection). An input capacitor is necessary for compensating line influences and to limit steep input edges. A resistor of approx. 1 in series with CI, can damp the LC of the input inductivity and the input capacitor. The voltage regulator requires for stability an output capacitor CQ of at least 22 F with an 0.4 < ESR < 3.7 for the whole load- and temperature range. For more detailed information, refer to the characteristical curves.
Datasheet Rev. 1.0 13 2005-01-27
TLE 4299
Reset The power on reset feature is necessary for a defined start of the microprocessor when switching on the application. For the reset delay time after the output voltage of the regulator is above the reset threshold, the reset signal is set High again. The reset delay time is defined by the reset delay capacitor CD at pin D. The under-voltage reset circuitry supervises the output voltage. In case VQ decreases below the reset threshold the reset output is set LOW after the reset reaction time. The reset LOW signal is generated down to an output voltage VQ to 1 V. Both the reset reaction time and the reset delay time is defined by the capacitor value. The power on reset delay time is defined by the charging time of an external delay capacitor CD.
CD = (td x ID) / V td = CD x V / ID
With
[1] [2]
V
CD td Ich
reset delay capacitor reset delay time = VDT, typical 1.8 V for power up reset charge current typical 3.5 A
For a delay capacitor CD =100 nF the typical power on reset delay time is 51 ms. The reset reaction time tRR is the time it takes the voltage regulator to set reset output LOW after the output voltage has dropped below the reset threshold. It is typically 1.2 s for delay capacitor of 100 nF. For other values for CD the reaction time can be estimated using the following equation:
tRR 10 ns / nF x CD
[3]
Datasheet Rev. 1.0
14
2005-01-27
TLE 4299
VI
VQ V RT
t < t RR
VD V DT V ST V RO VRO, SAT td t RR
dV I D = dt C D
t
t
t Power-on-Reset Thermal Shutdown Voltage Dip at Input Undervoltage Secondary Spike Overload at Output
AED03107
Figure 8
Reset Timing Diagram
The reset output is an open collector output. An external pull-up can be added with a resistor value of at least 5.6 k. In addition the reset switching threshold can be adjusted by an external voltage divider. The feature is useful for microprocessors which guarantee safe operation down to voltages below the internally set reset threshold of 3.10V typical. If the internal used reset threshold of typical 3.10V is used, the pin RADJ has to beconnected to GND. If a lower reset threshold is required by the system, a voltage divider defines the reset threshold VRth between 2.5V and 3.10V as long as the Input Voltage VI>4.4V VRth = VRADJ TH * (RADJ1 + RADJ2) / RADJ2 (3) VRADJ TH is typical 1.36 V.
Datasheet Rev. 1.0
15
2005-01-27
TLE 4299
Early Warning The early warning function compares a voltage defined by the user to an internal reference voltage. Therefore the supervised voltage has to be scaled down by an external voltage divider in order to compare it to the internal sense threshold of typical 1.36 V. The sense output pin is set low, when the voltage at SI falls below this threshold. A typical example where the circuit can be used is to supervise the input voltage VI to give the microcontroller a prewarning of low battery condition. Calculation to the voltage divider can be easily done since the sense input current can be neglected.
Sense Input Voltage VSI, High
VSI, Low
t Sense Output High t PD SO LH t PD SO HL
Low t
Figure 9
Sense Timing Diagram
VthHL = (RSI1 + RSI2)/RSI2 x VSI low VthLH = (RSI1 + RSI2)/RSI2 x VSI high
[4] [5]
The sense in comparator uses a hysteresis of typical 90 mV. This hysteresis of the supervised threshold is multiplied by the resistor dividers amplification (RSI1 + RSI2)/RSI1. The sense in comparator can also be used for receiving data with a threshold of typical 1.36 V and a hysteresis of 90 mV. Of course also the data signal can be scaled down with a resistive divider as shown above. With a typical delay time of 2.5 s for positive transitions and 2.4 s for negative transitions receiving data of up to 100 kBaud are possible. The sense output is an open collector output.
Datasheet Rev. 1.0
16
2005-01-27
TLE 4299
Current Consumption Iq versus Junction Temperature Tj
1 _ I q - T j. v s d
Current Consumption Iq versus Output Current IQ
12
q
2 _ IQ -IQ .V S D
I q [ A ] V I = 1 3 .5 V
100
[m A ]
IQ = 1 m A
10
8
T j = 1 5 0 C
6
T j = 2 5 C
4
1
T j = -4 0 C
2
0 .0 1 -4 0 -2 0
0
20
40
60
80 100 120 140
0
40
80
120
160
T j [ C ]
I Q [m A ]
Current Consumption Iq versus Input Voltage VI
3
3 _ IQ - V I . V S D
Output Voltage VQ versus Junction Temperature Tj
3.5 VQ V 3.4 V = 13.5 V 3.3
AED01671
Iq [m A ]
T = 2 5 C
2
1 .5
3.2
1
3.1
0 .5
IQ = 1 0 m A IQ = 1 m A 0 10 20 30 40
3.0
2.9 -40
0
40
80
120 C 160 Tj
V I [V ]
Datasheet Rev. 1.0
17
2005-01-27
TLE 4299
Maximum Output Current IQ versus Junction Temperature Tj
550
8 _ IQ M A X - T J .V S D
Reverse Output Current IQ versus Output Voltage VQ
10
1 0 _ IQ -V Q .v s d
I Q [m A ]
I Q [m A ]
-2 0
VI = 0 V
T j = -4 0 C T j = 2 5 C T j = 1 5 0 C
450
V I = 1 3 .5 V
-4 0
400 -6 0 350 -8 0 300 -1 0 0 250 -4 0 -2 0 0 20 40 60 80 100 120 140 0 10 20 30 40
T j [ C ]
V Q [V ]
Maximum Output Current IQ versus Input Voltage VI
350 Q mA 300 250 200 150 100 Tj = 25 C
AED03110
Output Voltage VQ at Input Voltage Extremes
VQ 6 [V]
AED01808
4
3
RL = 50
Tj = 125 C
2
1
50
0
0
0
1
2
3
4 V
V5
0
10
20
30
40 V 50 V
Datasheet Rev. 1.0
18
2005-01-27
TLE 4299
Region of Stability
100
12_ESR IQ _ 1 5 0 .V S D
Power Supply Ripple Rejection PSRR versus Frequency f
90
1 3 _ P S R R .V S D
E SR CQ
[ ]
CQ = 22F T j = 1 5 0 C
V I= 6 V V I= 2 5 V
PSRR
[d B ]
10
IQ = 0 .1 m A
70
IQ = 1 m A
1 V I= 2 5 V V I= 6 V 0 .1 S t a b le R e g io n
60
50
IQ = 1 0 m A V R IP P L E = 0 . 5 V V IN = 1 3 . 5 V C Q = 2 2 F T a n t a lu m T j = 25 C
10 100 1k
40
IQ = 1 0 0 m A
0 .0 1
0
40
80
120
160
10k
100k
I Q [m A ]
f [H z ]
Region of Stability
100
1 2 _ E S R -IQ _ 4 0 .V S D
Load Transient Response Peak Voltage DVQ
2 0 _ L o a d T r a n c ie n t v s tim e 1 2 5 .v s d
E SR CQ
[ ]
CQ = 22F T j = -4 0 C
V I= 6 V V I= 2 5 V
IQ 1 :1 0 0 m A
T j= 1 2 5 C V i= 1 3 .5 V
10
1 V I= 2 5 V 0 .1 V I= 6 V
S t a b le R e g io n
VQ
T = 1 s /D IV
V Q = 1 0 0 m V /D IV
0 .0 1
0
40
80
120
160
I Q [m A ]
Datasheet Rev. 1.0
19
2005-01-27
TLE 4299
Line Transient Response Peak Voltage DVQ
2 1 _ L in e T r a n c ie n t v s tim e 1 2 5 .v s d
Inhibit Input Current at Input Voltage Extremes (INH=OFF)
2 5 _ IIN H v s V IN IN H _ o ff.v s d
dVI 2V
T j= 1 2 5 C V i= 1 3 .5 V
[ A ] 50
I IN H
IN H = O F F
40
30
VQ
20
T j = -4 0 ...1 5 0 C
10
T = 5 0 0 s/D IV V Q = 5 0 m V /D IV
10
20
30
40
Inhibut Input Current IINH at Inhibit Input Voltage Extremes
2 4 _ IIN H v s V IN H .v s d
V IN [ V ]
Reset Trigger Threshold VRT versus Junction Temperature Tj
3 .2 5
2 6 _ V R T V S T E M P .V S D
[ A ] 50
I IN H
V RT
[V ]
V I = 1 3 .5 V
40
T j = 1 5 0 C
30
3 .1 5
3 .1 0
20
R e s e t T r ig g e r T h r e s h o ld
T j = 2 5 C T j = -4 0 C
3 .0 5
10
3 .0
10 20 30 40
V IN H [ V ]
-4 0 -2 0
0
20
40
60
80 100 120 140
T j [ C ]
Datasheet Rev. 1.0
20
2005-01-27
TLE 4299
Reset Delay Time TRD versus Junction Temperature Tj
60 [m s ]
27_R ESETD ELAY VS T E M P .V S D
Sense Threshold High versus Junction Temperature Tj
1 .6 0
3 4 _ V S I_ H I V S T E M P .V S D
TRD
V I = 1 3 .5 V
V S I_ H i
[V ]
V I = 1 3 .5 V
50
1 .5 0
C D = 100nF
1 .4 5
45
40
1 .4 0
35
1 .3 5
-4 0 -2 0
0
20
40
60
80 100 120 140
-4 0 -2 0
0
20
40
60
80 100 120 140
T j [ C ]
T j [ C ]
Delay Capacitor Charge Current versus Junction Temperature Tj
6 [ A ]
2 7 A _ ID -T E M P .V S D
Sense Threshold Low versus Junction Temperature Tj
1 .5 0
3 5 _ V S I_ L O V S T E M P .V S D
IC H
V I = 1 3 .5 V
V S I_ L o
[V ]
V I = 1 3 .5 V
4
1 .4 0
3
1 .3 5
2
1 .3 0
1
1 .2 5
-4 0 -2 0
0
20
40
60
80 100 120 140
-4 0 -2 0
0
20
40
60
80 100 120 140
T j [ C ]
T j [ C ]
Datasheet Rev. 1.0
21
2005-01-27
TLE 4299
Package Outlines P-DSO-8-3 (SMD) (Plastic Dual Small Outline)
Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information" SMD = Surface Mounted Device Datasheet Rev. 1.0 22
Dimensions in mm 2005-01-27
GPS05121
TLE 4299
P-DSO-14-8 (SMD) (Plastic Dual Small Outline)
Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information" SMD = Surface Mounted Device Datasheet Rev. 1.0 23
Dimensions in mm 2005-01-27
GPS05093
TLE 4299
Edition 2005-01-27 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 Munchen, Germany
(c) Infineon Technologies AG 2005.
All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. Infineon Technologies is an approved CECC manufacturer. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list). Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.
Datasheet Rev. 1.0
24
2005-01-27


▲Up To Search▲   

 
Price & Availability of TLE4299GV33

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X